UNIVERSITY OF NEBRASKA AT OMAHA COURSE SYLLABUS/DESCRIPTION

Department and Course Number CSCI 4350	
Course Title Computer Architecture	
Course Coordinator	Azad Azadmanesh
Total Credits 3	
Date of Last Revision	February, 2014

1.0 Course Description

- 1.1 Students are introduced to the technology and architecture of computers. The objectives are to introduce students to a large body of concepts and current trends in computer architecture, so that the design issues and their tradeoffs can be appreciated. Topics covered include top level view of computers, performance metrics; cache memory and cache coherence; internal and external memory (RAM, disk, RAID, magnetic and optical); pipelined computer architecture; RISC versus CISC; and parallel processing.
- 1.2 For whom course is intended. This is a core undergraduate computer science course.
- Prerequisites of the course (Courses).
 CSCI 3710 Introduction to Digital Design and Computer Organization
 CSCI 3320 Data Structures
- 1.2 Prerequisites of the course (Topics).
 - 1.2.1 Logic expressions
 - 1.2.2 Design of Arithmetic units
 - 1.2.3 Combinational and sequential logic design
 - 1.2.4 Design of datapath with proper registers
 - 1.2.5 Computer organization at the register transfer level
 - 1.2.6 Internal memory design
 - 1.2.7 Assembly language
 - 1.2.8 Fundamental topics of Data Structures course.
- 1.3 Unusual circumstances of the course None

2.0 **Objectives**

- 2.1 Students will learn a large body of concepts and current trends in computer architecture.
- 2.2 Students will learn about the design issues and their tradeoffs
- 2.3 Students will learn about performance parameters and related issues such as: speed up, utilization, throughput, bandwidth, response time, CPU & system times
- 2.4 Students will learn parallel processing, multiprocessor system design & tradeoffs

3.0 Content and Organization

3.1		uction	4.0
	3.1.1 3.1.2		
		Pentium Evolution	
		Performance measures	
		3.1.4.1 Response time	
		3.1.4.2 Throughput	
		3.1.4.3 Comparing design alternatives	
		3.1.4.4 Benchmarking programs	
		3.1.4.5 Average execution times	
		3.1.4.6 Weighted execution times	
		3.1.4.7 Speedup	
		3.1.4.8 Clock cycles and instruction count	
		3.1.4.9 MIPS	
3.2	Top L	evel View of Computers	3.0
	3.2.1	1 1	
		Interconnection structures	
	3.2.3	Buses	
		3.2.3.1 Synchronous versus Asynchronous communication	
		3.2.3.2 Bus interconnections	
		3.2.3.3 PCI, PCI _e , and SCSI bus systems	
3.3		Memory	9.0
		Computer memory system overview	
		Cache memory principles	
	3.3.3	Elements of cache design	
		3.3.3.1 Direct mapped	
		3.3.3.2 Set associative	
		3.3.3.3 Fully associative	
		3.3.3.4 Miss, hits, and penalties3.3.3.5 Cache block replacement strategies	
		3.3.3.6 Cache write strategies	
		3.3.3.7 TLB, Pre-fetching	
	334	Multicore cache architecture	
		Cache coherence	
	0.010	3.3.5.1 Centralized versus distributed memory	
		3.3.5.2 Multilevel cache	
		3.3.5.3 Directory based protocols	
		3.3.5.4 Snoopy protocols	
3.4		al Memory	7.0
		Memory interleaving	
	3.4.2	Memory design out of smaller chips	
	3.4.3	5	
	3.4.4	Virtual versus physical addresses	

3.4.5 Page tables and address translation

3.5	 External Memory 3.5.1 Introduction & performance relation to cache/memory/CPU 3.5.2 Magnetic disk 3.5.3 RAID 3.5.4 Optical memory 3.5.5 Magnetic tape 	2.0
3.6	Instruction Sets:3.6.1 MIPS instructions and addressing modes3.6.2 MIPS instruction set architecture	2.0
3.7	Pipelined Processor Structure and Function3.7.1 Instruction cycle and pipelining3.7.2 Pentium processor	1.0
3.8	RISC vs. CISC3.8.1Large register files3.8.2Compiler based register optimization3.8.3RISC and CISC architecture & controversy3.8.4Pipelining3.8.4.1Introduction3.8.4.2MIPS pipeline cycles and micro-instructions3.8.4.3MIPS stage and interstage architectures3.8.4.3MIPS stage and interstage architectures3.8.4.4MIPS 40003.8.4.5Pipeline performance3.8.4.6Hazards (data, control, structural)3.8.4.7Data hazards3.8.4.8Pipeline stalls3.8.4.10Instruction reordering3.8.4.11Delay instructions3.8.4.12Detection of stalls & forwarding	12.0
3.9	 Parallel Processing 3.9.1 Taxonomy of parallel architectures 3.9.2 Symmetric multiprocessors 3.9.3 Cache coherence and MESE protocol 3.9.4 Clusters 	2.0

4.0 Teaching Methodology

4.1 Methods to be used

Teaching methods will include in-class lectures and problem solving, homework assignments, case studies, and in-class exams.

4.2 Student role in the course

Students are expected to attend all lectures, participate in class discussions, and complete assigned homework and examinations.

4.3 Contact hours Three hours per week

5.0 Evaluation

5.1 Type of student projects that will be the basis for evaluating student performance, specifying distinction between undergraduate and graduate, if applicable. For laboratory projects, specify the number of weeks spent on each project).

The students will be expected to complete homework assignments, examinations, and participate in class discussions.

5.2 Basis for determining the final grade (Course requirements and grading standards) specifying distinction between undergraduate and graduate, if applicable

Written homework	25%
Examination 1	25%
Examination 2	25%
Final examination	25%

5.3 Grading scale and criteria

Percent	Grade	Percent	Grade
97 – 100	A+	77 – 79	C+
94 – 96	А	70 - 76	С
90 - 93	A–	70 - 73	C-
87 - 89	B+	67 – 69	D+
84 - 86	В	64 - 66	D
80 - 83	B-	60 - 63	D-

6.0 Resource Material

- 6.1 Textbooks and/or other required readings used in course William Stallings, *Computer Organization & Architecture*, Prentice Hall, 2013.
- 6.2 Other suggested reading materials, if any Hennessy & Patterson, *Computer Architecture: A Quantitative Approach*, Morgan Kaufman, 2003.

Patterson and Hennessey, *Computer Organization and Design*, Morgan Kaufman, 2001 Hayes, *Computer Architecture and Organization*, McGraw Hill

- 6.3 Other sources of information Relevant Internet websites, which discuss various state-of-the-art topics
- 6.4 Current bibliography of resource for student's information None

7.0 Computer Science Accreditation Board (CSAB) Category Content (class time in hours)

CSAB Category	Core	Advanced
Data structures		
Computer organization and architecture	18	24
Algorithms and software design		
Concepts of programming languages		

8.0 Oral and Written Communications

Every student is required to submit at least $__0_$ written reports (not including exams, tests, quizzes, or commented programs) to typically $_0_$ pages and to make $_0__$ oral presentations of typically $_0_$ minutes duration. Include only material that is graded for grammar, spelling, style, and so forth, as well as for technical content, completeness, and accuracy.

9.0 Social and Ethical Issues

No coverage

10.0 Theoretical content

Please list the types of theoretical material covered, and estimate the time devoted to such coverage.

C	Contact hours
Pipelining, Memory, Storage, Multiprocessor, Multicore, Bus	27
Computer performance parameters	15

11.0 Problem analysis

The course involves learning different design issues and trade-offs. The students are challenged to apply the design techniques learned through the course to analyze and solve specified problems in computer architecture.

12.0 Solution design

Students taking the course are expected to develop and/or analyze the hardware design problems for all the problems given as part of the homework assignments, in class problems, and examinations.

CHANGE HISTORY

Date	Change	By whom	Comments
09/09/2002	Initial ABET version	Dasgupta	
06/13/2003	Cleanup	Wileman	
06/19/2003	Reorganization	Azadmanesh	
06/22/2003	More cleanup	Wileman	
09/24/2008	Insertion of table mapping of objectives to course/program outcomes	Azadmanesh	Updated textbook, syllabus modified accordingly
12/03/2008	Modified course description and prerequisites, and small parts of topics coverage	Farhat	
12/04/2008	Merged with outcomes and objectives	Farhat	
04/01/2011	Modified course description & theoretical content, updated topics covered, changed contact hours, updated textbook.	Azadmanesh	
02/18/2014	Updated contact hours, updated textbook	Azadmanesh	